VHDL Implementation of Reed-Solomon Encoder-Decoder for WiMax Network

Ranjita Singh, Krikshankant Pathak
Volume 1: Issue 3, July 2014, pp 126-132

Author's Information
Ranjita Singh1 
Corresponding Author
1Ece Department, Techno Craft Institute Of Technology, Bhopal, India

Krikshankant Pathak2
2Ece Department, Techno Craft Institute Of Technology, Bhopal, India

Research Article -- Peer Reviewed
Published online – 30 July 2014

Open Access article under Creative Commons License

Cite this article – Ranjita Singh, Krikshankant Pathak, “VHDL Implementation of Reed-Solomon Encoder-Decoder for WiMax Network”, International Journal of Analytical, Experimental and Finite Element Analysis, RAME Publishers, vol. 1, issue 3, pp. 126-132, July 2014.

This article proposes, a system based on Reed-Solomon codec for WiMax networks. The proposed architecture implements various programmable primitive polynomials. A lot of VLSI implementations have been described in literature. This paper introduces a highly parametrical RS-coder-decoder. The implementation, written in a hardware description language (HDL), is based on an Berlekamp massey, Chien Search and Formey Algorithms. Wehave defined an advanced RS encoder-decoder architecture approach whichis a key solution for systems. Our approach is used inorder to implement on Xilinx a generic RS coder-decoder for WiMax networks. IEEE Std.802.16 specifies that the codec performs a variable number of check symbols in a codeword. The Reed-Solomon encoder has been checked for different error-correcting capabilities that is 4, 6, 8 etc. Reed-Solomon decoder synthesized using VHDL on Xilinx and simulated on ISE Simulator.The RS decoder implementation written in VHDL is based on Berlekamp Massey,Forney and Chien Search Algorithm. The performance of Reed-Solomon encoder RS (7,3)and,RS(15,9 ) is shown and Reed-Solomon decoder is checked for RS(7,3)and synthesizable on Xilinx and simulated on ISE Simulator. The performance are shown using two device Virtex 5 and Spartan 3e..
Index Terms:-
Reedsolomon, Berlekamp massey, Chien, Forney, implementation, VHDL, WiMax
  1. I. S. Reed and G. Solomon, ― Polynomial codes over certain finite fields, Journal of the Society for Industrial and Applied Mathematics, 8:300-304, 1960.

  2. T. R. N. Rao and E. Fujiwara, Error Control Coding for Computer Systems, Prentice-Hall, Englewood Cliffs, NJ, USA, 1989.

  3. H.C.Chang, C.B.Shung, CY.Lee, ―A Reed- Solomon product-code (RS-PC) decoder chip for DVD applications, Solid-State Circuits, IEEE Journal , Volume: 36 Issue: 2 , Feb. 2001 Page(s): 229 –238.

  4. Y.Cho, K.Kang, J.Lee and H.Shin ―Proactive Reed-Solomon Bypasss (PRSB): A Technique for Real-Time Multimedia Processing in 3G Cellular Broadcast Networks, The 11th IEEE International Conference on Embedded and Real-Time computing system and application, 17-19 August 2005, Hong Kong

  5. J.SHIAN LI M.W. GUO, ―Improving 802.11 Wireless TCP Performance with Adaptive Reed-Solomon Codes: An Experimental Study, Journal Of Information Science And Engineering 21, 1201-1211 (2005).

  6. M.F.Arnal, ―Optimisation de la fiabilité pour des communications multipoint par satellite géostationnaire, Thèse, Ecole Nationale supèrieure des télecommunications de paris, 15 dec 2004.

  7. DVB, ―Framing structure, channel coding and modulation for digital terrestrial television, ETSI EN 300 744, vol. 4.1, January 2001

  8. Lee H., ―A high speed, low complexity Reed-Solomon decoder for optical communications, IEEE Transactions on Circuits and Systems II, PP. 461-465, 2005

  9. Bhawna Tiwari, Rajesh Mehra, ―Design and Implementation of Reed Solomon Decoder for 802.16 Network using FPGA 978-1-4673-1318, IEEE 2012.

  10. WiMAX Forum: Mobile WiMAX. Part I: A TechnicalOverview and Performance Evaluation, August 2006.

  11. Peter J. Ashenden, ―The Designer’s Guide to VHDL, Second Edition, Morgan Kaufmann Publishers, 2004.

To view full paper, Download here .

To View Full Paper

Publishing with